SW Publications

Jing Chen, Madhavan Manivannan, Bhavishya Goel and Miquel Pericàs, “SWEEP: Adaptive Task Scheduling for Exploring Energy Performance Trade-offs,” 2024 IEEE International Parallel and Distributed Processing Symposium (IPDPS), San Francisco, CA, USA, 2024, pp. 325-336, doi: 10.1109/IPDPS57955.2024.00036.

Jing Chen, Madhavan Manivannan, Bhavishya Goel, and Miquel Pericàs. “JOSS: Joint Exploration of CPU-Memory DVFS and Task Scheduling for Energy Efficiency”. In Proceedings of the 52nd International Conference on Parallel Processing (ICPP ’23). Association for Computing Machinery, New York, NY, USA, 828–838. https://doi.org/10.1145/3605573.3605586

Lluc Alvarez, Abraham Ruiz, Arnau Bigas-Soldevilla, Pavel Kuroedov, Alberto Gonzalez, Hamsika Mahale, Noe Bustamante, Albert Aguilera, Francesco Minervini, Javier Salamero, Oscar Palomar, Vassilis Papaefstathiou, Antonis Psathakis, Nikolaos Dimou, Michalis Giaourtas, Iasonas Mastorakis, Georgios Ieronymakis, Georgios-Michail Matzouranis, Vasilis Flouris, Nick Kossifidis, Manolis Marazakis, Bhavishya Goel, Madhavan Manivannan, Ahsen Ejaz, Panagiotis Strikos, Mateo Vázquez, Ioannis Sourdis, Pedro Trancoso, Per Stenström, Jens Hagemeyer, Lennart Tigges, Nils Kucza, Jean-Marc Philippe, and Ioannis Papaefstathiou. “EProcessor: European, Extendable, Energy-Efficient, Extreme-Scale, Extensible, Processor Ecosystem”. In Proceedings of the 20th ACM International Conference on Computing Frontiers (CF ’23). Association for Computing Machinery, New York, NY, USA, 309–314. https://doi.org/10.1145/3587135.3592178

Josue Quiroga, Roberto Ignacio Genovese, Ivan Diaz, Henrique Yano, Asif Ali, Nehir Sonmez, Oscar Palomar, Victor Jimenez, Mario Rodriguez, Marc Dominguez, “Reusable Verification Environment for a RISC-V Vector Accelerator”, DVcon 2022

Jing Chen, Madhavan Manivannan, Bhavishya Goel, Mustafa Abduljabbar, and Miquel Pericas.”STEER: Asymmetry-aware Energy Efficient Task Scheduler for Cluster-based Multicore Architectures”, In Proceedings IEEE 34th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2022).

Jing Chen, Madhavan Manivannan, Mustafa Abduljabbar, and Miquel Pericàs, “ERASE: Energy Efficient Task Mapping and Resource Management for Work Stealing Runtimes.” In ACM Transaction of Architecture and Code Optimization (TACO) 19, 2, Article 27

Μ. Moreto, S. Marco-Sola “Accelerating the Wavefront Alignment Algorithm on CPUs, GPUs and FPGAs” 4th HPCA Workshop on Accelerator Architecture in Computational Biology and Bioinformaticse

“FPGA Checkpointing for Scientific Computing” – Marc Perelló Bacardit, Leonardo Bautista-Gomez, Osman Unsal; at the 27th IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS’21)