eProcessor cache coherence in a Nutshell

Multi-core processors have become ubiquitous across domains ranging from embedded systems to data centers because of their ability to facilitate energy-efficient high performance computing. The architecture of a typical multi-core processor mainly comprises cores that are the computational workhorses, caches that act as buffers to reduce access latency to memory and an interconnection network that connects all the on chip […]

Read More

eProcessor in a Nutshell : The Future is Here !

The eProcessor project is an ambitious combination of processor design, based on the RISC-V open source hardware ISA, applications and system software, bringing together multiple partners to leverage and extend pre-existing Intellectual Property (IP), combined with new IP that can be used as building blocks for future HPC systems, both for traditional and emerging application domains. As such, the eProcessor […]

Read More

€8m project for Europe’s first RISC-V supercomputer chip

A European project is developing a high performance RISC-V processor for supercomputer designs and derivatives for automotive and edge IoT. The €8m eProcessor project is using a high-performance Out-of-Order (OoO) processor core based on the RISC-V instruction set architecture as the first high performance computing ecosystem. The three year project is led by the Barcelona Supercomputing Centre and is supported by […]

Read More

This is eProcessor, a step forward to compete in hardware

With a budget of 8 million euros over the next three years, the eProcessor project aims to develop the first European open source chip. A chip with RISC-V architecture, which seeks to become the free alternative to Intel, AMD and ARM-based designs. The eProcessor project will be framed within other supercomputing projectssuch as the ‘European Processor Initiative’, ‘Low-Energy Toolset for Heterogeneous Computing’, […]

Read More

eProcessor: A Major Component of European HPC

A major milestone towards building  entirely made-in-Europe future High Performance Computing (HPC) systems: 10 Partners from 6 EU Member States join forces to build the first 100% European out-of-order (OoO) RISC-V core, a set of advanced tightly couple accelerators, as well as the novel software suite which will take full advantage of the novel processing unit. The eProcessor ecosystem combines […]

Read More

“FPGA Checkpointing for Scientific Computing” – Marc Perelló Bacardit, Leonardo Bautista-Gomez, Osman Unsal; at the 27th IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS’21)

Abstract—The use of FPGAs in computational workloads is becoming increasingly popular due to the flexibility of these devices in comparison to ASICs, and their low power consumption compared to GPUs and CPUs. However, scientific applications run for long periods of time and the hardware is always subject to failures due to either soft or hard errors. Thus, it is important […]

Read More

Barcelona Supercomputing Center to coordinate three projects in the first EuroHPC call to promote R&D of supercomputers with European technology

The three projects coordinated by BSC have a total budget of 19.6 million euros EuroHPC JU aims to pool resources to develop exascale supercomputers based on European technology to process large amounts of data. The Barcelona Supercomputing Center (BSC) has been selected as coordinator of three research projects of the call launched by the EuroHPC Joint Undertaking to promote the research and development of […]

Read More